Forum Discussion
Altera_Forum
Honored Contributor
10 years agoit seems that the LVDS-Core is not able to route the Clock to all the high-speed-PINs. Try a free-run of the fitter (with no constraints for the Clock-PINs) to see what happens. Maybe you would need to use two different Clocks for the PLLs...