Altera on chip IP core simulation model errors due to generated encrypted files from quartus.

Hello everyone. I have generated the on-chip flash IP core simulation model files in VHDL using Quartus prime lite v18.1. I use this generated VHDL and msim_tcl script file for simulation using th...