Forum Discussion
EFroh
New Contributor
6 years agoHi,
Rewriting the SDC according to the cv_soc_rgmii_5csxfc6 design didn't help me.
I attached an archive of the project, can you please help me with this timing issue?
(The project qpf is under fpga/synth/evb3022_synth)
Thanks,