Forum Discussion

New Contributor

6 years ago

altera gmii to sgmii ip timing problem

hi, i’m trying to run the a10_soc_devkit_sgmii (arria 10) project (https://rocketboards.org/foswiki/Documentation/GSRD181ReleaseNotes#Release_Contents 1) with some modifications. I’m running into s...

evb3022_190905.qar12.7 MB

KennyT_altera

Super Contributor

6 years ago

You will also need to take a look at:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/arria-10/a10_handbook.pdf

page 183 although this is A10, It should be apply to all device.

Basically, it mention that you need a different IO standards if your frequencies running too high.

Forum Discussion

altera gmii to sgmii ip timing problem

Recent Discussions

Agilex 7 slew rate reconfiguration

Agilex-7 AXI MCDMA for PCIe hang

Constraints not being picked for DCFIFO

Can't generate F-Tile Ethernet Hard IP Design Example

MAX10 TSE reference design