Forum Discussion

New Contributor

1 year ago

Solved

ALTDQ_DQS2 IP Core User Guide: design examples

Hello, The document "ALTDQ_DQS2 IP Core User Guide" mentions two design example projects "Top_SV_15_1.qar" and "Top_AV_15_1.qar". I could not find it on the site. Where can I get these files? ...

Memory

AdzimZM_Altera
1 year ago
This is the Arria V design that I found. No Stratix V design can be found.
top_AV_15_1.qar74 KB

AdzimZM_Altera

Regular Contributor

1 year ago

Hello,

Those designs are already EOL. It's no longer available.

The other designs can be downloaded from the FPGA Design Store.

https://www.intel.com/content/www/us/en/support/programmable/support-resources/design-examples/design-store.html?f:guidetm83741EA404664A899395C861EDA3D38B=%5BIntel%C2%AE%20Stratix%C2%AE%3BStratix%C2%AE%20V%20FPGAs%5D

Regards,

Adzim

AdzimZM_Altera

Regular Contributor

1 year ago

This is the Arria V design that I found. No Stratix V design can be found.

top_AV_15_1.qar74 KB

Forum Discussion

ALTDQ_DQS2 IP Core User Guide: design examples

Recent Discussions

Cyclone® 10 GX Avalon®-ST Interface for PCI Express example Simulation

Agilex-7 AXI MCDMA for PCIe hang

Can't generate F-Tile Ethernet Hard IP Design Example

Avalon-MM Cyclone V Hard IP for PCI Express Intel FPGA IP Soft Reset and Hard Reset

Agilex 7 slew rate reconfiguration