GLeesContributor3 years agoALT_LVDS TX, RX and DDR ALT_LVDS_TX and ALT_LVDS_RX appear to be designed for SDR operation. Can they be used for DDR?
FvMSuper Contributor3 years agoI'd say yes, the only difference is how you interprete the relation of clock and data. In fact, the IP uses DDR registers.
Recent DiscussionsPlease ignore, Testing in progressSolvedAgilex-5 supported TransceiversLooking for example testbench for Cyclone-V Transceiver Custom_PHY IP from UG-01080-1.7GTS Reset Sequencer IP o_refclk_on_ackAgilex 7 R-Tile PCIe Gen5: Avalon-ST DMA MWr TLP accepted by HIP but never received by Root Port
Super Contributor
