ALT LVDS RX IP does not support Frame clock ?

Hello, we are designing a LVDS receiver on Cyclone 10 LP which receives differential data from TI AWR6843 . We have 3 ports from AWR6843 that is 1. Differential data out, 2. Differential clock...