Forum Discussion

New Contributor

3 years ago

AGILEX ETILE ETHERNET IP

HI I am using AGILEX FPGA -AGFB012R24B2I3E. I want to configure 10G Base-T Ethernet PHY on AGILEX - E tile Bank. The external Phy is capable for XAUI, XFI, RXAUI interfaces protocol. Now, I am ...

ZiYing_Intel

Frequent Contributor

3 years ago

Hi sumanth1,

If you wish to configure 10G BASE-T Ethernet PHY on Agilex together generating MDIO and MDC pin, you may use Triple Speed Ethernet IP. For more details information about the triple speed ethernet IP, you may refer to link below,

https://www.intel.com/content/www/us/en/docs/programmable/683402/22-4-21-1-0/about-this-ip.html

Best regards,

Zi Ying

Forum Discussion

AGILEX ETILE ETHERNET IP

Recent Discussions

Constraints not being picked for DCFIFO

Cyclone 10 GX IBIS-AMI models

F-Tile Ethernet Hard IP (100G)

Cyclone® 10 GX Avalon®-ST Interface for PCI Express example Simulation

Agilex-7 AXI MCDMA for PCIe hang