brian1211Occasional Contributor3 years agoAgilex EMIF DDR4 LRDIMM 4 rank Address/command placement? What is the required pin placement in the address/cmd subbank for a DDR4 LRDIMM with 4 ranks. The table: https://www.intel.com/content/www/us/en/content-details/655987/external-memory-interface-em...Show More
AdzimZM_AlteraRegular Contributor3 years agoHi Brian,You can use DDR4 Scheme 1A and DDR4 Scheme 1.Regards,Adzim
Recent DiscussionsConfigurable transceiver enableSolvedWhere is High Speed Transceiver Demo Design in FPGA Wiki ?CORDIC ATan2 Failed to GenerateLPDDR4 not available in NIOSV/g linker script - Agilex-5, Quartus 26.1 ProInterface LVDS to Gigabit transceiversSolved