After reconfiguration the phase of a PLL, The oscilloscope can't detect the change

Perform a dynamic reconfiguration to a PLL to change phase refer to AN661, we can see a correct function in both simulation and STP, but when output the clock to a FPGA pin, use a oscilloscope to monitor，cannot find any change on oscilloscope screen.