Adder IP block with different bus widths

I'm porting a design from a Xilinx device to a Cyclone5 and am trying to find a comparable signed arithmetic IP blocks using varying width inputs and outputs. ALTERA_MULT_ADD works well for for...