Altera_ForumHonored Contributor10 years agoAdder IP block with different bus widths I'm porting a design from a Xilinx device to a Cyclone5 and am trying to find a comparable signed arithmetic IP blocks using varying width inputs and outputs. ALTERA_MULT_ADD works well for for...Show More
Altera_ForumHonored Contributor10 years agofor add sub you can add carry input or output which accounts for bit growth
Recent DiscussionsF-Tile xcvr placement on DK-DEV-AGF023FAMAX10 TSE reference designCyclone-V SCFIFO with M10K/MLAB memory - adding ECCConstraints not being picked for DCFIFOCyclone 10 GX IBIS-AMI models