Altera_ForumHonored Contributor10 years agoAdder IP block with different bus widths I'm porting a design from a Xilinx device to a Cyclone5 and am trying to find a comparable signed arithmetic IP blocks using varying width inputs and outputs. ALTERA_MULT_ADD works well for for...Show More
Altera_ForumHonored Contributor10 years agofor add sub you can add carry input or output which accounts for bit growth
Recent DiscussionsAgilex‑7 F‑Tile Dynamic Reconfiguration Conflict Between HDMI and SDI RXPCIe Gen6 Layout GuidelinesHow to handle tx_st_ready for Cyclone V PCIeStratix 10 fPLL is cascade source mode doesn't lockmipi csi2 tx, upper limit of video width