VenkateshKOccasional Contributor2 years agoAD9082 EVM -Stratix10 EDK JESD204B Link Up Issues Hi, I got Stuck with ad9082 adc path in which jesd link up is not coming up! am getting kchar, disparity errors , but in the same design DAC is working ! I have forced the rx_sync signal from...Show Morejesd_rx_response2.png85 KBjesd_rx_response1.png88 KB
VenkateshKOccasional Contributor2 years agoThank you.Issue is resolved on Strati10 Dev kit as it is encoding issue at converter side.
Recent DiscussionsAbout Design Limitations and Known IssuesAbout Dual Simplex for Agilex 3Where is High Speed Transceiver Demo Design in FPGA Wiki ?Can't find Agilex 7 M I/O PLL Reconfiguration Design ExampleEnabling DFE Adaptation on Cyclone 10 GX