Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorAccumulator in IP and RTL timing errors
Hello, I've implemented accumulator that computes the sum of 19-bit incoming data samples magnitudes for particular period of time to 33-bit bus. I use RTL: always @ (posedge clk) if (frame)...
Altera_ForumHonored Contributor
Honored Contributor --- Quote Start --- Timing error(s) on what path? Where do the inputs 'frame' and 'magnitude' come from (another register or device input pins)? Will make a big difference on timing. --- Quote End --- The inputs frame and magnitude come from other registers. The TimeQuest reports setup error between particular MSB of the inputs and outputs of the accumulator. Correction: The TimeQuest errors are from all bits of the accumulator input and MSB of the accumulator output. Another correction: The magnitude comes from the output of the ALTSQRT IP.
