Altera_ForumHonored Contributor10 years agoabout timing problem of FIR II IPHi all, I want to use fir II IP , 4 channel data input the fir behind time-sharing , they share the same coefficient bank. But I don't know the correct input timing of fir?
Recent DiscussionsArria 10 Transceiver rx_cal_busy always HIGH for 24s after programmingSystem ID IP Timestamp IssueIs it possible to add on-screen display to the SDI output of an SDI II FPGA IP?Cyclone 10 GX Transceiver Power-Up Calibration Time (~353 ms) Analysis RequestAVST FIFO and AVST Demultiplexer IP Simulation Behavior