Altera_ForumHonored Contributor10 years agoabout timing problem of FIR II IPHi all, I want to use fir II IP , 4 channel data input the fir behind time-sharing , they share the same coefficient bank. But I don't know the correct input timing of fir?
Recent DiscussionsWhat Bank Mode of LPDDR5 does Agilex 5 support?What is source clock of rx_core_clkout of Serial Lite IV IPConfusion for TX Clock direction for Triple Speed 1G Ethernet IP?Agilex 5: Connecting multiple AXI Masters to DDR without explicit Interconnect IPBehavior of 10 GX Avalon-MM Interface for PCI Express* IP Core when byteenable=16'h0000