Altera_ForumHonored Contributor9 years agoabout timing problem of FIR II IPHi all, I want to use fir II IP , 4 channel data input the fir behind time-sharing , they share the same coefficient bank. But I don't know the correct input timing of fir?
Recent DiscussionsAgilex 7 slew rate reconfigurationSolvedAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFOCan't generate F-Tile Ethernet Hard IP Design ExampleMAX10 TSE reference design