About master and slave design of EMIF on arria 10

Hi all, I face problems about master and slave design of EMIF's IPs on arria 10: for this design case : 1) each emif_usr_clk signals from emif_master and emif_slave is always...