About Intel® FPGA IP for PCI Express

Question

Dear,​About the Intel® FPGA IP for PCI Express: https://www.intel.com/content/www/us/en/programmable/products/intellectual-property/ip/interface-protocols/m-pci-express-protocol.html ,I want to use it with Cyclone IV GX FPGA Development Kit: https://www.intel.com/content/www/us/en/programmable/products/boards_and_kits/dev-kits/altera/kit-cyclone-iv-gx.html , but about how many LEs on the development board will be occupied? Just an approximately LEs number is OK.Hope anyone can tell me, thanks!​

calvinjoaz_p_intel · Answer

Hi BXia,

EP4CGX150 device contains 149,760 of Logic Elements (LEs).

Kindly refer 'Cyclone IV FPGA Device Family Overview' link below - Page 4 (Table 1–2. Resources for the Cyclone IV GX Device Family).

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyclone-iv/cyiv-51001.pdf

Thank you.

bxia · Answer

Hi Calvin Joazer ,Thanks for your reply.I know the EP4CGX150 device contains 149,760 LEs.  But I just want to know how many LEs will be occupied when I implement the Intel® FPGA IP for PCI Express  on Cyclone IV GX FPGA Development Kit.🙂

calvinjoaz_p_intel · Answer

Hi BXia,You can review the project reports by clicking  (Processing &gt; Compilation Report). It will displays detailed report after project processing.Refer below link - Page 6https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/qts/archives/qts-qps-handbook-16.0.pdfThank you.

Forum Discussion

About Intel® FPGA IP for PCI Express

3 Replies

Recent Discussions

Constraints not being picked for DCFIFO

Cyclone 10 GX IBIS-AMI models

F-Tile Ethernet Hard IP (100G)

Cyclone® 10 GX Avalon®-ST Interface for PCI Express example Simulation

Agilex-7 AXI MCDMA for PCIe hang