Forum Discussion
Altera_Forum
Honored Contributor
12 years agoI have found the problem and I'm a little embarrassed about it. I had copied and pasted the source files of another component and had changed the name everywhere except for the module name in the Verilog file. As a consequence, everytime I compiled the system the other module, which only had a 32bit interface, was used instead...