Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

Why is the use of different PLL feedback modes in Altera devices?

The documentation states that the Altera PLLs have 6 different clock feedback modes. These are: 1. Direct mode 2. Normal mode 3. Source-Synchronous mode 4. External Feedback mode 5. Ze...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

if I am connecting a audio DAC that needs MCLK (master clock) and takes I2S signals SCLK, Data and LRCK (same frequency as audio sample rate, used to select left/right channels), and I intend to generate MCLK and other clock signals from a PLL inside the FPGA, which of these shall I need to use?