Why does quartus think my signal is a clock?

Here is the code snipped begin write_register <= '1' when ((chipselect = '1') and (write = '1') and (byteenable = "1111") ) else '0'; process (clk,reset_n) begin -- process if reset_n...