Forum Discussion
Altera_Forum
Honored Contributor
15 years agoClearly, the analog voltage regulators for PLL analog supply generates additional losses. In addition, 65 nm technology must be expected to have higher static power consumption due to leakage currents. Did you compare the supply currents of 1V2 and 3V3 node for both designs in power play simulation and real design operation?