Forum Discussion
No RepliesBe the first to reply
Hello,
I met an issue when develop PCIe card. my design is on the basis of Qsys DDR3 reference design. I found 1 times DMA transfer from FPGA to PC host only support max 256k byte. I need enlarge to 2M byte during 1 times DMA. which parameters need to modify? Thanks in advance. 13011010317