Where is the "dedicated clock output pin" of Cyclone II FPGA?

Hi, I am now using a customed Cyclone II Evaluation Module. The FPGA is EP2C8Q208C8. I managed to use the ALTPLL module to generate a 150MHz clock signal. Meanwhile, the clock signal wou...