Altera_Forum
Honored Contributor
15 years agoWhen to use virtual clock
Hi.
I have read a lot of articles mention that virtual clock is used when the data drive off or enter the chip. However, i have a lot of examples that they do not use the virtual clock in set_input_delay and set_output delay or use either one of the sdc commands. How to justify it?