Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

when simulating with modelsim,the question appears!

hello! when I use modelsim over quartus II to simulation , sometimes It failed by RTL level simulation and successed by gate level simulation simultaneously. maybe the reason is t...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

if you are using NativeLink you will want to find that .mif and add it to the window where you added the actual test bench .vhd file. or else you could just copy it to simulation/modelsim and the simulator should be able to find it.

not sure what's up with the 2nd part. you might need a different test bench for RTL and timing simulations since the JTAG ports are showing up on the top level of the gate level simulation.