Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorWhat's the suggested DDR3 memory layout for Cyclone V?
Hello, Cyclone V hard- or software DDR3 controller don't support write leveling, so a "flyby" address and clock line topology can't be implemented due to too high delay skew. For the same reaso...
Altera_ForumHonored Contributor
Honored ContributorI would also greatly appreciate some guidance from Altera on this issue.
