Forum Discussion
Altera_Forum
Honored Contributor
13 years ago --- Quote Start --- Have you see the link I posted: "http://www.altera.com/support/kdb/solutions/rd02012010_744.html". This link tells about this error but I don't understand so much. --- Quote End --- The link is about a problem related to formal verification rather than regular design implementation. As Dave told, the clock pin can be used as single ended clock input without restrictions. Either you have made additional settings not mentioned in your post, or you are facing a specfic Quartus bug.