Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

what is the difference between RTL simulation and gate level simulation..

I don't know the difference between RTL simulation and gate level simulation. when i coded program in VHDL, RTL simulation tool is good working, but when i coded program in block diagram, RT...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

The schematics do not allow integer types, so when they generate the ports it generates std_logic and std_logic_vectors only. So unfortunately you need to use std_logic_vectors too. an integer of range 0 to 255 is a 8 bit value.