Forum Discussion
Altera_Forum
Honored Contributor
14 years agowriting HDL is obviously more portable between FPGA vendors, ASICs, and doesn't require Altera specific simulation libraries
i have seen better fmax numbers using LPM functions rather than HDL - i think the LPMs are implemented at an atom level rather than being synthesized, so they are or can be pretty well optimized