Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

What is the difference..?

Hello , I am starter in VHDL . Is there any difference between two sources below? They are different i think. first source uses vector signal in the entity body. second source us...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

In addition to Daixiwen, in (2) :

you forgot the case 'others' in the with...select

you forgot ";" to close the with...select

there is a point which goes for a trip after the first case of the with...select

In conclusion, you can compile (1) but not (2).