Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
7 years ago

What is the best way to generate multiple clocks with minimum jitter and delays?

Hi, I have to generate several clocks on Arria 10 SoC board. The clocks and their applications are as follows: 3GHz clock: for clocking external ADC to sample the incoming data, and receive...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
7 years ago

--- Quote Start ---

while the last one (3GHz) would be used to sample the received analog signal at external high-speed ADC

--- Quote End ---

Yes, that's my point. Where do you connect the ADC clock input?