Forum Discussion

Honored Contributor

12 years ago

What are the multi cycle constraints reference launch and latch edges

Hello, can anybody tell me what the default launch and latch edges for multi cycle constraints are? Here is a timing diagram which I use to visualize the start/end setup/hold relationships...

Altera_Forum

Honored Contributor

12 years ago

Thanks for your input so far! As to the best of my knowledge I've tried to write down all the information in the Wiki:multicycles timing constraints (http://www.alterawiki.com/wiki/timing_constraints#multicycles). If you think there's anything missing or wrong it would be nice if you contributed!

Forum Discussion

What are the multi cycle constraints reference launch and latch edges

Recent Discussions

Part Status request

Agilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation Discrepancy

Vcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0

Arria 10: Remote Update Factory Fallback won't work & Watchdog does not trigger

IBIS models GTS banks agilex 5E