VijaynNew Contributor5 years agoWeak pullup during MAX10 FPGA configuration Hi, In my custom board with MAX10 FPGA mounted, after power-on the board, there is a 700mV seen on the pin J1 DIFFIO_RX_L19n for around 5 milli second. I understood that this due to the weakpull-up...Show More
YuanLi_S_IntelRegular Contributor5 years agoHi,Apologize that the weak pull up cannot be disabled during Read ICB Settings.Thank You
Recent DiscussionsArria 10 GX RX max intra-differential pair skewMAX10 Bitstreams AuthenticationCyclone 10 GX development board collateralsAgilex 7 FPGA Availability on Cloud Platforms (AWS, Azure, GCP)?AGRW027R28A2I2V Thermal Model