Forum Discussion

Honored Contributor

14 years ago

VHDL code for PC-FPGA connection

Hi to everyone, I want to connect my PC with the FPGA with a fast connection using low-level codes. That is, I don't want to use NIOS processor since I have my own data-mining oriented blocks a...

Altera_Forum

Honored Contributor

14 years ago

This still has Nios II in it but it's there to do control type stuff and not in the actual data path: http://www.alterawiki.com/wiki/nios_ii_udp_offload_example

If I remember correctly that design exposes 1-4 TX and 1-4 RX ports that can swamp a 1Gbps link.

Forum Discussion

VHDL code for PC-FPGA connection

Recent Discussions

IBIS models GTS banks agilex 5E

Clarification on Arria 10 Design Security Features

rsu_client failing to write to slot

Netlength Agilex5 028B

Agilex 7 Decoupling capacitor scaling factor