Altera_ForumHonored Contributor17 years agoVGA 25MHz, Clock 100MHz, Help! Hi, I would like to use a 100MHz clock to drive my logic, but the problem is that VGA needs a clock of 25MHz. Right now, I am using 2 PLLs to create a 100MHz clock and 25MHz clock by us...Show More
Altera_ForumHonored Contributor17 years agoIt's nothing to worry about this. The PLL can fit it's output
Recent DiscussionsMemory Support with A5ED065BB32AI4S Agilex5 FPGAAgilex 5E: How to access FPGA-side EMIF DDR4 from HPS through HPS2FPGA?Dedicated Clock Pins for MAX 10SolvedLicence in Altera 2 Complete Design Suite version 13.0 SP1 For cyclone 1Global Clock & Regional clock inputs in Agilex M FPGA