Forum Discussion
Altera_Forum
Honored Contributor
14 years agoVery simple Verilog code, but not working on DE2
I am running this simple code, pushing KEY[3] works fine (decrement), but when I push KEY[1] the 7-seg changes with both pushing and releasing and display some random number on the 7-seg. hex_7...
Altera_Forum
Honored Contributor
14 years agoThe RST example creates asynchronous logic, as said. You'll never be able to e.g count reset events under the (RST == 0) condition.