Forum Discussion

Honored Contributor

11 years ago

Verilog/VHDL versus high level functions.

Im new to this, coming from audio programming in MSP/Reaktor and lower level assembler. So I have to learn a lot about the FPGA stuff as I go along. But two things came to mind. It was hint...

Altera_Forum

Honored Contributor

11 years ago

What kind of timings are you referring to? Latency can be calculated from how many register states you have. Clock speed is more down to what you have available and what throughput you need.

I'm not sure what you mean by number of logic operators? Is that how much logic there is between registers?

Forum Discussion

Verilog/VHDL versus high level functions.

Recent Discussions

Cyclone 5 SoC FPGA Bank Supply Prerequisite

AGILEX 5 Migration issue

To INTEL - Request for Compliance Data from Analog Devices, Inc

Arria 10 GX RX max intra-differential pair skew

MAX10 Bitstreams Authentication