Verilog XOR incorrect result

Hi, I have a state in state machine where a 2568 bit register is XOR'd with 2568 bit parameter. I tried displaying bits[63:0] of the output in the LCD display. Bits[15:0] of the result is incor...