Forum Discussion

Honored Contributor

14 years ago

Verilog task driving a bidirectional bus

I'm using SystemVerilog, writing a test bench to test a device that has a bidirectional bus. I have been successful directly writing a sequence of statements that put the data on the bus and pulse th...

Altera_Forum

Honored Contributor

14 years ago

Never mind! I had some unfinished faulty logic in my_device that was driving the data bus to the unknown state. After turning that off the task correctly drives the bidirectional bus (at least in the output direction).

Forum Discussion

Verilog task driving a bidirectional bus

Recent Discussions

Check COD for EP4CE10F17C8N

Unable to Generate Valid PAM4 Eye Diagram and BER Measurements on Stratix 10 SI E-Tile Native PHY

Cyclone IV GX Invalid JTAG ID Code - EPCS32

Agilex 5 FPGA EMIF: sharing LPDDR4 reference clock between Bank 3A and Bank 3B

Functional fail and suspect relate to the component