Verilog Synthesis Q

If decision[current_tdr_address] <= any_expression is inside an edge sensitive always block, and the only write access to the the register array, it should cause no difficulties to implement it in internal RAM. The problem can be caused on the read side as well. The problem can't be determined from these code snippets.