verilog and vhdl in one project

I used vhdl in my fpga project before,but I want to use veriog now. Is there any conflict problem when I use vhdl and veriog in the same project,because I need the modual which I had finished before.and I write my new programe in verilog.thank you!