Verify failed between address <> and <> Leaving target processor paused

Folks, I have the following simple SRAM circuit built using Qsys. http://www.alteraforum.com/forum/attachment.php?attachmentid=13281&stc=1 I then instantiated the circuit on a top level mod...