Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

Verify failed between address <> and <> Leaving target processor paused

Folks, I have the following simple SRAM circuit built using Qsys. http://www.alteraforum.com/forum/attachment.php?attachmentid=13281&stc=1 I then instantiated the circuit on a top level mod...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

You should change your bsd to use the onchip memory as the main RAM (for .text, .data, .bss and .head). Then you can generate a memory test application that will test the SRAM from there.

You can also add some Signaltap probes to the SRAM signals to check what the CPU is doing.