Forum Discussion
Altera_Forum
Honored Contributor
12 years agoUsing VGA with FPGA
Hey guys,
I am relatively new to FPGAs. I'm trying to use my FPGA to output a VGA signal. At first, my screen kept entering power save mode, but I realized my timings were incorrect (vsync, hsync, etc). I needed a 25MHZ clock for 640x480 resolution but my board is only equipped with a 50MHZ clock. I created a PLL to generate a 25MHZ clock. Now, I am receiving the error "Auto adjust in progress". Any ideas as to how I can fix this problem?5 Replies
- Altera_Forum
Honored Contributor
post some code - we'll have a look.
- Altera_Forum
Honored Contributor
TO_BE_DONE
- Altera_Forum
Honored Contributor
have you testbenched the code - does it conform to specs?
- Altera_Forum
Honored Contributor
We haven't used test benches. I think we are doing something wrong with the 'n_blank' and 'n_sync' signals.
- Altera_Forum
Honored Contributor
Well, a testbench would tell you that. It would make debugging much much easier.