Using Timequest to Analyze Processor Bus Interface

We have a design with a processor connected to the FPGA using standard address, data and control signals. This processor uses an internal clock of 200 MHz to control these signals and we have a 200 ...