Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

Using SDRAM on a DE2

Hi all, I'm rather new to FPGA development, and Im having trouble finding a megafunction for the SDRAM for my DE2. I see there is something for it in the SOPC builder, but that's no help to me as ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

All,

Altera provides a library of SOPC Builder components (IP cores), which are listed in the URL below, for all I/O devices on the DE1 and DE2 boards. These components can be used as part of the SOPC Builder tool in the Quartus® II software. They allow users to easily create Nios® II systems that can access the I/O devices on the DE1 and DE2 boards. Also provided are the associated software drivers that can be incorporated into an Altera® Debug Client project (or an Altera Nios II IDE project).

http://www.altera.com/education/univ/ip-cores/unv-ip-cores.html

--jmv