Forum Discussion
Altera_Forum
Honored Contributor
16 years agousing memory ram in cycloneII
Hi! What is the verilog code to tell the compiler to use the internal RAM chip? reg[7:0] ram[1024];
Altera_Forum
Honored Contributor
16 years agotnx!
is it correct? module ram(clk,data,myaddr,myram); input clk; input[7:0] data; input[9:0] myaddr; output[7:0] myram; reg[7:0] myram[1023:0]; always@(posedge clk) myram[myaddr]<=data; endmodule