Altera_ForumHonored Contributor15 years agousing memory ram in cycloneII Hi! What is the verilog code to tell the compiler to use the internal RAM chip? reg[7:0] ram[1024];
Altera_ForumHonored Contributor15 years agotake a look at the Verilog templates in Quartus II under Edit > Insert Template
Recent DiscussionsVcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0carry chain tdcDoes the Post-Configuration BSDL Generator for Cyclone 10 LP require an NDA?EMIF Pin Assignment for Agilex 7 FPGA I-Series DevKit (DK-DEV-AGI027R1BES)Timing Slacks inside Altera IP