Using altera_avalon_remote_update

Question

Hi all,

I am trying to implement remote update in a NIOSII design. I have searched the forum, but all seem to point to some problem once they have implemented the very thing. Alas for me, I am unable to compile the design, Quartus is complaining that it does not find the altera_avalon_remote_update_cycloneiii entity :

Error: Node instance "remote_update_cycloneiii_0" instantiates undefined entity "altera_avalon_remote_update_cycloneiii"

I have included the Remote Update Controller component in SOPC builder in an existing project that did'nt use remote update till now and am compiling the project under Quartus. All other SOPC components as well as user defined components are found. Why not remote update controller ?

What I am doing wrong ?

Thank you for your help.

Best regards.

altera_forum · Answer

Hi,  have you checked if the remote update controller is implemented during sopc generation? You should find something about him in the *.ptf file for example.

altera_forum · Answer

Hi JacoL,  Yes, there are references to the module in the .ptf file.  Regards.

altera_forum · Answer

To make it work, I had to include the path to the remote update controller ip by hand in the Files setting of Quartus :

D:\altera\ip\altera\sopc_builder_ip\altera_avalon_remote_update_cycloneiii\altera_avalon_remote_update_cycloneiii.v

Is this normal ?

I never had to add paths of other SOPC components used in any of the projects I have done so far...

Regards,

altera_forum · Answer

Hi,  I don´t think so. Maybe it´s because you are using HDD D:\ C:\ is the standard. But then you should get problems with other SOPC-Devices too.

altera_forum · Answer

I have also just had this problem ... under Linux with Quartus WE 10.1sp1.  Thanks for finding the solution !!

Forum Discussion

Using altera_avalon_remote_update

5 Replies

Recent Discussions

Worst-Case Completion Time for PLL Dynamic Phase Shift (PHASESTEP → PHASEDONE)

Agilex5 - Timings configuration

10M04SCU169I7G issue.

HDMI example design errors with Agilex 7

Agilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation Discrepancy