Altera_ForumHonored Contributor16 years agoUser I/O conflict with DCLK (Cyclone 3) I have custom board with EP3C5E144 used for educational purposes. Board contains EPCS16, SRAM and some other peripheral. I create NIOS system with program stored in EPCS (it was made in accorda...Show More
Altera_ForumHonored Contributor15 years agoone good solution is set PIN11 "I/O Maximum Toggle Rate" to "0" by Assignment Editor.
Recent Discussions5AGXFB7K4F40C5GCyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsQuartus and power domainMCD of AGFA006R16A2E3EPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) Devices